We describe methods for decomposing gates within a speedindependent asynchronous design. 
Introduction
Asynchronous design styles have been increasing in popularity as device sizes shrink and concurrency is exploited to increase system performance. However, asynchronous designs are difficult to implement correctly because the presence of hazards, which do not affect the correctness of synchronous systems, can cause improper circuit operation. Many asynchronous design styles, together with accompanying automated synthesis systems, address the issues of design complexity and correctness. Typically, these synthesis systems take a high-level description of an asynchronous system and produce logic-level equations that are hazardfree for the given delay assumptions. For burst-mode asynchronous designs ([ll] , [18] , [4]), the designer can then automatically translate this logic-level description into a technology-specific implementation using the asynchronous technology mapper described in [15] . However this technology mapper will not correctly map designs for speed-independent asynchronous design styles, because the different delay assumptions change the types of hazards that are of concern. In particular, the decomposition step of traditional library binding is difficult to perform in a hazardfree manner, requiring development of new theory and algorithms for decomposition of large gates so the general library binding problem can be addressed.
Several researchers have tackled gate-level synthesis of speedindependent designs ([17] , [l] ), although the gates may not be available in a particular library, due either to their complexity or their size. Varshavsky [ 171 showed that an implementation using n-input AND-OR-NOT gates or two-input NAND and NOR gates hnnission to mpy without fee all or part of this mataial is 9 .
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(with limited fanout) can be derived from any speed-independent signal transition graph (STG) without choice. These circuits are larger and more complex than those produced by Beerel's synthesis procedure [l] . which uses unlimited-fanout basic gates to produce a hazard-free speed-independent design. No method addresses the general library binding problem, however. Because Beerel's style is more efficient and handles a wider range of specifications, we use it as the starting point for library binding (also called technology mapping).
In this paper we tackle the problem of decomposition for library binding of speed-independent designs. The decomposition step is an essential component of the library binding problem which splits each logic function into finer granularity base-functions, both to insure that an implementation composed of elements from the library exists and to improve the quality of the mapped circuit. We first describe the speed-independent design style and the hazards inherent in that design style. Next we analyze the basic library binding procedure presented in [15] to demonstrate its applicability to this design style. After showing that decomposition is the difficult step, we present theory and algorithms for hazard-free decomposition under the speed-independent delay assumptions. We implemented these algorithms in a new tool, and we ran the tool on some benchmark examples. The results demonstrate both the usefulness and limitations of the decomposition techniques, which must be combined with non-standard covering algorithms to yield efficient mapped circuits.
Background and definitions

Design style
There are several popular asynchronous design styles that are the subject of active research. In this paper we are interested in the speed-independent asynchronous design style, in which wires are assumed to have zero delay and gates can have unbounded but finite delay. Each delay element is assumed to exhibit pure delay properties [7] . Thus, glitches will not be filtered out by inertial delays and any glitch can be propagated to the output of a gate.
Each gate is assumed to be atomic, and can be modeled as an instantaneous Boolean function of its inputs with a single pure delay on the output. The atomic gate assumption implies that each
Hazards and gate decomposition
A hazard is an unwanted output glitch in response to a change in some input(s). Hazards ma:y cause a design to operate incorrectly. The initial design (the input to the library binding step) is assumed to be hazard-free within the context of the environment in which it operates. For the library binding problem, focusing on the hazard behavior of the combinational logic is sufficient to insure that the final implementation is still hazard-free.
There are two basic classes of combinational hazards:finction and logic hazards. Function htazards are a property of the logic function, whereas logic hazards are purely a property of the implementation. Although a function hazard cannot be eliminated, it can be avoided by controlling the sequence of input changes to the function. If a network has a function hazard for a given transition, then it cannoi also have a logic hazard for that same transition. Each class of hazard includes both static and dynamic hazards. Given that a transition is being made between two points a and p in the input space, static hazards apply to transitions where fla) = flp), andl dynamic hazards apply to cases where fla) # flP). (More thorough treatment of hazards can be found in [ 161 and [9] .) Because library binding must not introduce hazards, combinational logic hazards cannot be tolerated in the design, as is the case with burst-mode designs [ 151. Logic transformations that alter the order of signal propagation through the network can cause additional hazards to ble exercised in speed-independent designs.
In addition to combinational hazards, sequential hazards can occur as a result of the delay assumptions. The notion of acknowledgment is key to the definition: gate in the circuit either exists as a single CMOS gate in a library or that a custom gate will be created for it. If a circuit is implemented as an atomic gate, then given any input change the gate will respond with a corresponding output change after some (potentially unbounded) delay. Because of the delay assumptions, the relative ordering of signal transitions on the inputs to a gate will be preserved irrespective of the actual delays. This property will be important later on.
Inherent in the speed-independent model is the isochronic fork assumption [7] , where an isochronic fork is a multi-fanout point with a single delay. This implies that if the output of the driving gate changes then the inputs to the driven gates will change at the same time. In the physical implementation, the isochronic fork assumption requires help from a block place-androute tool to balance path delays. There are several aspects of this specification and implementation style that impact library binding. First, since the gates in the initial implementation can have arbitrarily large fan-in, some of the gates produced by the synthesis method may not exist in the given library. Therefore, the library binding algorithm must be able to decompose these large gates into an interconnection of smaller gates while preserving the speed-independence of the design. Second, because of the speed-independent delay assumptions, relative signal ordering through each gate in the combinational logic must be preserved in the final implementation or hazards will result. This means that library binding must be done in the context of the circuit's environment, which has an impact on how gates are decomposed. With the burst-mode design style we were able to take advantage of delay assumptions in tbe feedback path to ignore these types of hazards. However, speed-independent circuits have no such simplifying assumptions. [mproper decomposition can yield unacknowledged transitions resulting in hazards.
An unacknowledged transition on a gate
Library binding
As in [15] , we started with :a synchronous mapping procedure and examined each step to see its effect on the hazard behavior of the design. We found the decomposition step to be the most troublesome and, after briefly describing the overall library binding procedure, we focus on the decomposition step for the remainder of the paper. After characterizing the initial design, we show how improper decomposition can lead to hazards, motivating the need to characterize the circuit environment (a step that was not necessary for library binding of other design styles). We then present theorems supporting a simple hazard-free decomposition algo- . Since the general library binding problem is known to be intractable, heuristic algorithms are used. First, the initial network, which is represented as a directed acyclic graph (DAG), is decomposed into a multi-level network composed of simple gates (e.g., two-input AND/OR gates). The decomposition step is used both to ensure that the circuit is implementable (the base functions are assumed to be in the technology library), and to increase the size of the solution space for subsequent steps. Next, the circuit is partitioned into sets of single-output cones of logic, where a cone of logic represents a subnetwork obtained by cutting the network at points of multi-fanout. All possible matches to library elements are then found for subnetworks within each logic cone. Finally, an optimal set of matching library elements is selected from the set of matches to realize the network without introducing hazards. The procedure is outlined below: 
I
For speed-independent designs, the decomposition step requires knowledge of the circuit environment as well as the initial technology-independent circuit description. The partitioning and matchingkovering algorithms described in [15] can be used without modification to yield a correct implementation in the given technology. Modifications to the covering routines to give better quality results can be found in [14] .
Initial design description
Although there are several synthesis procedures that produce speed-independent logic, we chose to start with an initial unoptimized speed-independent sequential implementation produced by SYN [l] . This initial design consists of C-elements and logic blocks, where each logic block is modeled as a disjoint sum-ofproducts (SOP) expression and can be equivalently represented as a set of AND and OR gates. We discuss the SOP form for clarity; the synthesis method can produce multilevel logic. The algorithms can easily be extended to multi-level logic as well.
The circuit is first partitioned by breaking the circuit at the outputs of the C-elements. This induces a partition into blocks of circuitry which implement each primary output. From that, "cones" of combinational logic that feed into the C-elements are extracted and passed along to be further decomposed. We assume that the two-input C-element exists in the library. 
How hazards can occur during decomposition
Before characterizing the behavior of the circuit's environment, we will show through an example how knowledge of the environment is necessary to do proper decomposition.This example will.illustrate how a static-0 hazard can occur in a speed-independent design due to improper decomposition of a gate. and two different decompositions composed of cascaded connections of two-input AND gates. The input timing as derived from the STG is y l followed by xt, as shown, with w remaining constant at 1. Because of the input signal ordering, the gate will take the trajectory shown in the Karnaugh map, ensuring that the function hazard in the AND gate is avoided. Thus, the gate's output will remain at 0 during the transitions on x and y. Now, suppose the gate is decomposed so w and y are placed in a separate AND gate, as shown in Figure 3 .2b. When y changes, the intermediate AND gate will go low some time later. Before that change has been seen by the final AND gate, x may have gone high, resulting in a glitch on the output of the gate. In this example, there is a multi-input change on the inputs to the AND gate, and proper signal ordering is required to avoid the static-0 hazard. For the decomposition in Figure 3 .2b, the relative order between the two signals is not maintained, resulting in the hazard. In Figure 3 .2c, the critical signal ordering is maintained, and the decomposed circuit is hazard-free. This example suggests that circuit transformations must preserve the ordering of certain signals through internal combinational logic of any decomposed gates. These transformations are dependent upon the specification, which defines the signal ordering.
Characterization of the circuit's environment
As we have shown, knowledge of signal transition ordering is essential to be able to decompose the circuit in a hazard-free way. Therefore, we cannot do the decomposition without knowledge of the signal ordering-we must use information from the specification (i.e., the STG or state graph) to drive the decomposition.
Definition 3.3 An input burst is an unordered set of input transitions that can appear at the input to an output logic block.
Input bursts are denoted as signal transitions separated by vertical bars enclosed within curly braces, for example { xiL 11 xj? (1 Xk?}. They represent a concurrent portion of a state graph, where the transitions may occur in any order. A degenerate burst consists of a single signal transition.
Definition 3.4 An input sequence is an ordered set of input bursts.
Input sequences are denoted as input bursts separated by commas enclosed within parentheses. An example of an input sequence is (x,T, xj&, xkf), where the signals are all inputs to the output logic block. 
Decomposition
Having characterized the initial implementation and circuit's environment, we can now tacklse the decomposition step. We first show that the sequential portions of the circuit can be separated from the combinational portioins of the circuit. Next, we show that each cone of logic can be treated independently, and furthermore, that each AND gate within a cone of logic also operates independently-i.e., that the inputs to the OR gate in the implementation of an SOP expression operate disjointly. We then formulate legal decompositions of each gate for each type of inputoutput behavior that the gate may experience (inputs changeaoutput rises; inputs, change3output falls; inputs change+output does not change). We propose a simple algorithm for doing a hazard-free decomposition, and present results showing where it succeeds and fails. Finally we extend this algorithm to insert wire forks to eliminate sequential hazards, and show results of applying this algorithm to the cases that failed on the simple algorithm. We present theorems without proof; proofs can be found in [14] .
Theorem 3.1 Given the implementation of an output logic block as in DeJnition 3.2, each input to the C-element makes a monotonic transition before ihe C-element 's output changes. Furthermore, the inputs to the C-element can change in any ordel; and we can therefore treat each combinational logic block feeding into the C-element independently.
Corollary 3.1.1 During an in>put sequence, each input to the Celement in an output logic Mock will change exactly once.
Additionally, the inputs will change in opposite directions. Now, let us take a look at the hazard-behavior of the individual output logic blocks.
Theorem 3.2 Given a block of logic that consists of an AND-
OR implementation of a sum-oj:products expression, the OR gate can be decomposed according to the associative law, independent of signal ordering, and the resulting decomposed network will still be hazard-flee.
Corollary 3.2.1 Given a block of logic that consists of an AND-
OR implementation of a sum-oj-products expression, and a set of (input sequence; context) tuples that completely describe the behavior of the block of logic, the OR gate will only see singleinput changes.
Corollary 3.2.1, coupled with Theorem 3.2, allows us to decompose each AND gate independently. We do so by partitioning the input sequences for each AND gate into three sets: one resulting in a falling transition of the AND gate, another resulting in a rising transition of the ANI) gate, and another resulting in no transition of the AND gate. Any decompositions that are valid for 
context) tuples if and only i f a transition on q for a given input sequence implies that no transition can occur on the inputs in X , and a transition on one or more inputs in XB for a given input sequence implies that no transition can occur on q.
Let us now apply Theorem 3.3 to one of our previous examples. In Figure 3 .4 we have one (input sequence; context) tuple for fL: (WL, yL; x=I). We partition the gate such that XA=( W, x ) and X B = ( y ) , where q is the output of the intermediate AND gate. We observe that there is a transition on w, leading to a transition on q, along with a transition on y. Therefore the decomposition is invalid. In Figure 3 .4b, XA=(w, y } , and X , = (x}. Sincex is a context signal, it does not change during the input sequence and this is a valid decomposition for that sequence. For the rising transition of an AND gate, there are several important points to consider. First, the AND gate wilI change when the last arriving signal goes to 1. This means that all intermediate nodes will need to be 1 before the AND gate can change, and therefore there can be no unacknowledged signals. Second, it is possible for a subset of signals to change during a given input sequence so they would cause an intermediate AND gate to expeAgain, referring to Given a proposed decomposition, for each input sequence where the output of the gate rises we must look at the signals within the input sequence to tell whether the decomposition is valid. If each signal that is connected to the intermediate AND gate makes a single monotonic transition, then the intermediate AND gate will in turn make a single monotonic transition and the theorem will be satisfied. However, if a signal feeding an intermediate AND gate changes non-monotonically, the gate can transition high and then low before settling at its final value, leading to a hazard.
In the decomposition of AND4 shown in the inset of Figure  3 .5, for sequence 1 the output of the intermediate AND gate is high at the beginning of the sequence, and then transitions to low when peack goes low. Finally, it goes high again when smsg goes low. Therefore, this decomposition is invalid since a hazard on the intermediate AND gate is exercised. In this situation both peack and smsg changed non-monotonically, leading to the hazard. This suggests the following corollary: The final situation we must examine is when there are a set of transitions on the inputs to the AND gate, but the AND gate remains low. In this situation, splitting up the gate incorrectly may lead to a static 0-hazard on the output of an intermediate gate. We can now combine these three conditions together to come up with conditions for valid decompositions for all input sequences. Having established the key theorems for decomposition of AND gates, we can now analyze the set of (input sequence; context) tuples for a given output to determine whether the AND gate can be decomposed. Any conflict in the constraints imposed by the theorems implies that the gate cannot be decomposed in a simple manner.
We will now illustrate the use of these theorems in the example we used previously, shown in Figure 3 .5. This example is taken from the pe-rcv-ifc circuit, a circuit that was part of a real design done at Hewlett-Packard [5]. Let us try to decompose the instance AND5, since it is the most difficult. For y2.1, AND5 will stay low during sequence 3, and will transition low for sequences 1 and 2. By Corollary 3.3.1, we know that (peack, woq, treq, rack) must be placed in the same gate (from sequence 2), and (peack, smsg, treq, tack} must be placed in the same gate (from sequence 1). These two partitions overlap, and therefore we must include the signals (peack, woq, treq, tack, smsg} in the same gate, which means we cannot split up that gate. We do not need to look at any other input sequences at this point.
Instance AND3 may be easier to decompose. Instance AND3 falls during sequence 3. From Corollary 3.3.1, only {peack, smsg} must be placed in the same gate. This leads to the only possible decomposition (modulo permutations) shown in the inset in Figure 3 .5. Instance AND3 rises during input sequence 5.
Since the changes on the inputs are monotonic during that sequence, any decomposition will work (by Theorem 3.4), so the decomposition shown also works for the rising transition. AND3 stays low during sequences 1, 2, 4 and 6. Unfortunately, if we look at sequence 1, we see that the intermediate AND gate will undergo a non-monotonic transition, so we cannot decompose AND3 either.
Finally, let us take a look at instance AND4. For this gate, when y 2 t , AND4 falls. By Theorem 3.3, we see that, from sequence 4, (peack, woq, tack} must be in the same gate. From sequence 5, we must include (peack, smsg) in the same gate. So we know that the gate cannot be decomposed further. From this example we see that we cannot decompose any of the gates in a simple manner. This motivates us to look for ways in which we can eliminate some of the hazards introduced by the decompositions, which will be the topic of subsection 3.6.
Basic decomposition algorithm
Our basic decomposition algorithm is as follows: The input sequences which are one of the inputs to the decomposition procedure are derived from the STG via a state graph.
Although the number of distinct input sequences for any STG is finite, it can be quite large for an entire design. However, since the number of distinct input sequences for any given output logic block and gate is small, by extracting the sequences for the individual gates the procedure becomes quite efficient.
Results from simple decomposition procedure
We ran the above procedure on a number of examples from the asynchronous community, as shown in Table 1 . Over half the AND3 gates and all but one of the AND4 gates in the designs were decomposable. Thus, using library of AND gates with three or fewer inputs, we were able to decompose over 95% of the designs. For about half the designs we were also able to decompose all of the AND3 gates. Although this doesn't affect the implementability of the designs, this has a positive impact on the quality of the final mapped circuit. By decomposing the gates into gates of finer granularity, we can find a better quality cover of the design during the matchingkovering step.
The only design that we could not decompose for gates of size four or more was pe-rcv-ifc. The next section examines the source of the failures, and presents a method for successful decomposition of these gates.
pe-rcv-ifc 
Extensions to enforce sequencing
As we saw from our previous results, there were several large gates we could not decompose. There are two situations we need to address, assuming we have avoided introducing any logic hazards. One is where the decomposition no longer preserves the ordering of the signals in the circuit's intemal logic, and thus exercises a function hazard on an intermediate gate within the space of an input sequence. The second situation, which is of more interest, is where there is a hazard due to the sequential nature of the circuit; i.e., an unacknowledged transition. The second situation is the one we address.
Suppose that we have a transition that is not acknowledged by a gate in the output logic block. If we can ensure that it is acknowledged somewhere else in the circuit before the output change, then we can enforce the ordering requirement we had previously. Beerel refers to such connections as acknowledgment wire-forks [l] , and proposed their use during decomposition in P I .
Recall that in our earlier example we were unable to decompose the two larger gates because of the requirements of Theorem 3.3 for the falling transition of an AND gate. In these cases, we encountered a sequential hazard which prevented us from decomposing the gate.
Our general decomposition procedure must change to accom- modate addition of wire-forks. Recall that an output logic block has a two-input C-element driven by separate blocks of combinational logic. During any input sequence we have one block of combinational logic that is rising and one that is falling. Now that we have shown the cases in which we can add a connection, we want to modify our decomposition procedure to take advantage of these situations in case we cannot decompose it by the simpler methods presented in the previous section. The algorithms we described were implemented in approximately 5000 lines of C code, using Tcl and Tk as the user-interface [12] . All examples ran in a few seconds on an HP 9000/730 workstation.
Extended decomposition procedure
Conclusions
We have characterized the problem of decomposing gates in a speed-independent design in the context of library binding for speed-independent designs. Given a technology-independent netlist for a speed-independent design, environmental information, and a logic-hazard-free library, we can decompose the gates into smaller gates. The decomposition is done both for feasibility and to expand the solution space during the matchingkovering step of technology mapping. Building on the basic decomposition algorithm, we also showed how to introduce extra circuit connections to remove hazards in a decomposed design.
We implemented the decomposition algorithms as part of a new technology mapper. We ran the routines on asynchronous benchmarks and showed that we could decompose most of the gates with the simple algorithm, but for larger gates we had to rely on the extended algorithm for a successful decomposition.
In this paper we have only addressed decomposition algorithms for library binding. New matchingkovering algorithms can be used to take advantage of sharing across l o g c blocks,
given that the granularity of the decomposed design is coarser than with synchronous or burst-mode designs.
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